

Fig. 1





Pixel






Fig. 3B latch data transferring period





Fig. 4






Fig. 5

Fig. 6




Fig. 7A




Fig. 7B




Fig. 8








Fig. 9















LATZ SR S1023 1403 1404 1401 1402 LATZ LAT2 S0004 SR D/A S0003 SR D/A LAT2 LAT2 S0002 $_{
m SR}$ N D LAT2 LAT2 LAT2 SR S0001 Vref S-CLK S-CLKb S-SP Latch Pulse Digital Data

S1024

SR






Fig. 16B




Fig. 16C





Fig. 16D



Pixel

Fig. 18A





Fig. 18B






Fig. 20




Fig. 21




Fig. 22






Fig. 23










source signal line driving circuit gate signal line driving circuit 2513 2512: LCD controller falsh memory 2518: key board interface 2501: key board DRAM 2507; video signal processing circuit memory card 2511: VRAM 2506: CPU audio processing circuit 2515; transmission/ reception circuit external interface port power supply microphone speaker

pixel portion









В

4203a 4300a 4005a

В




Fig. 28B




Fig. 28C




Fig. 30




Fig. 31




Fig. 32




Fig. 33




Fig. 34 Prior Art

source signal line driving circuit pixel portion 1513 gate signal line driving circuit 1512: LCD controller 1510: flash memory 1502: detector circuit 1501: pen touch tablet 1518: tablet interface 1509: DRAM 1507: video signal processing circuit 1503: memory circuit 1511: VRAM 1506: CPU power supply 1505: external interface port




Fig. 35 Prior Art

Fig. 36




Fig. 37




Fig. 38

